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Logical-Function Generator 
IA,_
An apparatus and technique for generating logical 
functions and circuits have been developed (see Figure 
1). They provide an aid in designin g
 and constructing 
hardware to generate logic circuits, by defining the 
circuit connections required to generate these functions. 
With this method, it is possible quickly and automati-
cally to design logic, while eliminating involved and time-
consuming mathematical manipulations. This method 
also eliminates lengthy and difficult computer program-
ming, as well as the use of expensive and large general-
purpose computing facilities for logic design. It provides 
a method for finding directly minimal circuits for 
NAND-NOR logic (although no known direct math-
ematical method exists), a means for mapping quickly 
functions to circuits, and a tool for use in conducting 
research on minimal NAND-NOR form. 
This method provides for switching to permute a 
number of input literals and recursive inputs into a 
number of logical connective elements. The outputs 
from these connective elements provide the set of all 
functions possible from these connective elements and
input literals. Monitoring the switching states provides 
the set of all logical circuit connections, associated 
with the set of all generated functions, with a one-to-
many mapping existing between functions and circuits. 
The input generator generates all possible input 
combinations of the literals a0 - ai which are applied 
to the circuit generator on (i + 1) lines. The switching 
generator generates steering signals x 0 - Xj \ Ofl (j + 1) 
lines as inputs to the circuit generator. These steering 
signals gate the input literals (a0 + at), along with some 
connective element outputs, into (k + 1) logical con-
nective elements (Ck) having outputs f0 - k• One set of 
steering signals is generated for each input cycle, which 
provides for the generation of a different circuit for each 
input cycle and continues until all circuits have been 
produced. The circuit generator supplies the logic 
required to generate different circuit connections as a 
function of the x0 - xj switching signals. The control 
provides timing and logical control for the system, as 
required. The input generator must produce and continue 
to regenerate input cycles. 
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Figure 1. Block Diagram of Logical-Function Generator
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Figure 2. Circuit-Selection Diagram
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Figure 2 illustrates the system in use. To design a 
circuit that generates the function g with the least 
amount of hardware, set the value g in the input 
function register and input this function to the com-
parator. Start the logic-function circuit generators. 
When one output function f is generated so that 
f0 or f1
 or . f equals g, the comparator generates a 
stop order that will stop further circuit generation. This 
can be accomplished by having the stop order stop the 
clock. The output from the switching generator struc-
tures and defines the connections necessary to design a 
circuit for generating g. This procedure is repeated until 
the output of the switching generator has generated all 
possible combinations of the switching signals, for which 
the circuit generator generates an f that is equal to g 
The circuit that requires the least hardware can then be 
selected.
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